

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S1	2	("5630052").PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/12/07 15:44
S2	5656	JTAG	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/12/07 15:44
S3	5700759	power near\$4 pin	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/07 17:13
S4	2298	S2 same S3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/07 15:48
S5	256033	power with (chang\$4 or transit\$5)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/14 16:20
S6	380	S4 and S5	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/07 15:49
S7	720	(debug\$6 or diagnos\$4) with S5	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/14 16:21
S8	26	S6 and S7	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/07 17:11
S9	7299	(tap or jtag) WITH PORT	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/07 17:12

EAST Search History

S10	5700759	power near\$4 pin	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/07 17:15
S11	1950	S9 same S10	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/07 17:15
S12	256033	power with (chang\$4 or transit\$5)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/07 17:16
S13	720	(debug\$6 or diagnos\$4) with S12	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/07 17:17
S14	1	S11 same S13	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/07 17:17
S15	2781357	(monitor\$4 or sampl\$4 or watch\$4 or poll\$4)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/14 16:20
S16	69571	power with (chang\$4 or transit\$5) with (status or state or level or mode)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/14 16:20
S17	3784	S15 with S16	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/14 16:20
S18	43202	(debug\$6 or diagnos\$4 with troubl\$5)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/14 16:21
S19	38715	(debug\$6 or diagn3 same 4os\$4 with troubl\$5)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/14 16:22

EAST Search History

S20	26	S17 same S18	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/12/14 16:22
S21	578	(714/22,36).CCLS.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/12/19 14:27



"power management" diagnostic

Search

[Advanced Scholar Search](#)
[Scholar Preferences](#)
[Scholar Help](#)

Scholar [All articles](#) [Recent articles](#) Results 1 - 10 of about 1,820 for "**power management**" diagnostic. (0.

All Results

[R Smith](#)
[J Hennessy](#)
[M Hanlon](#)
[R Bailey](#)
[D Patterson](#)

Power management for a laptop computer with slow and sleep modes - group of 2 »

RS Smith, MS Hanlon, RL Bailey - US Patent 5,167,024, 1992 - Google Patents
 ... Smith et al. [54] **POWER MANAGEMENT FOR A ... 5,167,024 POWER MANAGEMENT FOR A LAPTOP COMPUTER WITH SLOW AND SLEEP MODES** This is a continuation of application Ser. ...
 Cited by 303 - [Related Articles](#) - [Web Search](#)

Vehicular power management system and method - group of 2 »

GC Joy, BP Gollomp, TG Palanisamy - US Patent 5,929,609, 1999 - Google Patents
 ... 1. Field of the Invention 1Q software for optimizing battery performance and **diagnostic** ... Aconventional electric **power management** system ma ...
 Cited by 25 - [Related Articles](#) - [Web Search](#)

... system with a direct memory access controller with accessible registers to support power management - group of 4 »

PM Bland, RG Hofmann, D Moeller, LM Venarchick - US Patent 5,642,489, 1997 - Google Patents
 Page 1. [54] BRIDGE BETWEEN TWO BUSES OF A COMPUTER SYSTEM WITH A DIRECT MEMORY ACCESS CONTROLLER WITH ACCESSIBLE REGISTERS TO SUPPORT **POWER MANAGEMENT** ...
 Cited by 24 - [Related Articles](#) - [Web Search](#)

Method and system for reducing an amount of power utilized by selecting a lowest power mode from a ... - group of 3 »

MR Faucher, CM Herring, MW Kellogg - US Patent 5,404,543, 1995 - Google Patents
 ... reducing the **Power management** in systems, such as personal and „ f° we f, used ^ at lea f <T of the N devices to the Se " laptop ...
 Cited by 37 - [Related Articles](#) - [Web Search](#)

Acoustic power control technique - group of 3 »

TL Deitrich - US Patent 5,482,046, 1996 - Google Patents
 ... is noted here that there are some limitations in the **power management** implementations ...
 handled in a manner to insure conservative, yet **diagnostic** quality, system ...
 Cited by 44 - [Related Articles](#) - [Web Search](#)

Redundant power supply and storage system - group of 2 »

MB Raynham, MR Tuttle - US Patent 5,747,889, 1998 - Google Patents
 ... COMBINED ON **POWER MANAGEMENT BOARD COMBINED ON POWER MANAGEMENT BOARD** FIGURE 7B
 413 ... that when the power supply fails no **diagnostic** tests can be ...
 Cited by 69 - [Related Articles](#) - [Web Search](#)

Workload-based power management for parallel computer systems. - group of 5 »


DJ Bradley, RE Harper, SW Hunter - IBM Journal of Research and Development, 2003 -

Cited by 14 - Related Articles - Cached - Web Search - BL Direct

[Cited by 17](#) - [Related Articles](#) - [Web Search](#)

[Cited by 4493](#) - [Related Articles](#) - [Web Search](#) - [Library Search](#)

[Cited by 7](#) - [Related Articles](#) - [Web Search](#) - [BL Direct](#)



©2006 Google



power management pin debug

Search

[Advanced Scholar Search](#)
[Scholar Preferences](#)
[Scholar Help](#)

Scholar [All articles](#) [Recent articles](#) Results 1 - 10 of about **4,970** for **power management pin debug**. (0.12

All ResultsDid you mean: [power management *in* debug](#)[D Mann](#)[M Monestime](#)[A Katbab](#)[A Toorians](#)[N Kurd](#)

[Computer system having integrated source level debugging functions that provide hardware information ... - group of 2 »](#)

D Yuen - US Patent 5,357,628, 1994 - Google Patents

... emulation **pin** to drive the output signals, thereby per ... write registers and **debug**I/O ports for interfacing ... a real 55 ment function is **power management**, mode and ...[Cited by 35](#) - [Related Articles](#) - [Web Search](#)

[System and method for debugging a computing system - group of 2 »](#)

A Toorians, EQ Liu - US Patent 5,615,331, 1997 - Google Patents

... astack, a booted operating system, **power management**, or otherwise ... to **pin** 13 of sideB; **Pin** 17 disconnected ... **Debug** software 120 provides conventional **debugging** 10 ...[Cited by 32](#) - [Related Articles](#) - [Web Search](#)

[Method of monitoring system bus traffic by a CPU operating with reduced power - group of 4 »](#)

DM Carmean, J Crawford - US Patent 5,669,003, 1997 - Google Patents

... eg, PHTT#, PHTIM#, PBREQ#, and PBGRNT* **pins**) are disabled ... coupled to a system bus,a **management** method comprising ... while operating in the reduced **power** mode; (d ...[Cited by 17](#) - [Related Articles](#) - [Web Search](#)

[Cache coherent multiprocessing computer system with reduced power operating features - group of 3 »](#)

DM Carmean, J Crawford - US Patent 5,530,932, 1996 - Google Patents

... **management** inter-rupt causes a system **management** interrupt request ... results in a significant reduction in **power** consumption by ... The R/S# **pin** is provided for use ...[Cited by 17](#) - [Related Articles](#) - [Web Search](#)

[Software **debug** port for a microprocessor - group of 3 »](#)

DP Mann, CK Wakeland... - US Patent 6,185,732, 2001 - Google Patents

... After **power**-up, via a JTAG (Joint Test ... additional**pins**, this approach allows a **debugger** to start and ... trace support—additional dedi-cated **pins** and expensive ...[Cited by 9](#) - [Related Articles](#) - [Web Search](#)

[Debug interface including a compact trace record storage - group of 3 »](#)

DP Mann... - US Patent 6,094,729, 2000 - Google Patents

... After **power**- up, via a JTAG (Joint Test Action ... processor address bus and other **pins** to supply ... Another existing **debug** strategy utilizes implementation of **debug** ...[Cited by 37](#) - [Related Articles](#) - [Web Search](#)

[Power management and control for a microcontroller - group of 2 »](#)

US Patent 6,665,802, 2003 - freepatentsonline.com

... **management** state to be read by the system for **debug** and development. ... Operational of PLL Clock **power** RTC **Management** Watchdog Reset **Power Pins Management** FPI Bus ...[Cited by 7](#) - [Related Articles](#) - [Cached](#) - [Web Search](#)

Parallel and serial **debug** port on a processor - group of 2 »

US Patent 6,041,406, 2000 - freepatentsonline.com

... After **power**-up, via a JTAG (Joint Test Action Group ... to either normal memory space of System **Management** Mode (SMM ... register when the finished flag/CMDACK **pin** is set ...[Cited by 17](#) - [Related Articles](#) - [Cached](#) - [Web Search](#)Heterogeneous multiprocessor for the **management** of real-time videoand graphics streams - group of 6 »

MTJ Strik, AH Timmer, JL van Meerbergen, GJ van ... - Solid-State Circuits, IEEE Journal of, 2000 - ieeexplore.ieee.org

... et al.: HETEROGENEOUS MULTIPROCESSOR FOR **MANAGEMENT** OF REAL ... must be avoided, andlimited **power** dissipation allows ... multiplexed over the functional **pins** to allow ...[Cited by 21](#) - [Related Articles](#) - [Web Search](#) - [BL Direct](#)Microcontroller with improved **debug** capability for internal memory - group of 2 »

MD Typaldos, EG Chambers, WL Williams... - US Patent 5,862,148, 1999 - Google Patents

... to program the microcontroller into the **debug** mode. ... In this manner, additional **pins** are not added to ... microcontroller 10 includes a clock/**power management** unit 12 ...[Cited by 6](#) - [Related Articles](#) - [Web Search](#)Did you mean to search for: power management *in* debug

Goooooooooooooogle ►

Result Page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [Next](#)[Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2006 Google